Fault-tolerant Embedded Systems with Multiple Fpga Implemented Watchdogs
نویسندگان
چکیده
The paper deals with the problem of fault-tolerant embedded systems. To ensure the system’s fault tolerance, we use the multiple watchdog system that assigns a dedicated hardware watchdog timer to each of the concurrent processes. For sake of simplicity, effectiveness and adaptability, the watchdogs are implemented in the programmable hardware devices. This approach has several advantages and provides a method for implementing the reliable fault-tolerant embedded systems.
منابع مشابه
Fault tolerant system design and SEU injection based testing
The methodology for the design and testing of fault tolerant systems implemented into an FPGA platform with different types of diagnostic techniques is presented in this paper. Basic principles of partial dynamic reconfiguration are described together with their impact on the fault tolerance features of the digital design implemented into the SRAM-based FPGA. The methodology includes detection ...
متن کاملBuilt-In Self-Test and Diagnosis of Multiple Embedded Cores in SoCs
An efficient approach is presented for Built-In Self-Test (BIST) and diagnosis of embedded cores in System-on-Chip (SoC) devices using an embedded Field Programmable Gate Array (FPGA) core. The approach targets multiple regular structure cores including memories, multipliers, etc., but can be used to test any set of multiple identical cores in a SoC that also contains an embedded FPGA core with...
متن کاملCo - design of Fault - Tolerant Systems with Imperfect Fault Detection
In recent decades, transient faults have become a critical issue in modern electronic devices. Therefore, many fault-tolerant techniques have been proposed to increase system reliability, such as active redundancy, which can be implemented in both space and time dimensions. The main challenge of active redundancy is to introduce the minimal overhead of redundancy and to schedule the tasks. In m...
متن کاملSystem-on-Chip Oriented Fault-Tolerant Sequential Systems Implementation Methodology
This paper presents a design methodology for fault tolerant sequential systems implemented on System on Chip (SoC). In the paper, as an example, a complex fault tolerant finite state machine has been mapped on the FPGA contained in the SoC. The fault identification has been obtained by using a checker permitting the identification of class of faults. When a fault is detected, an interrupt for t...
متن کاملA Mathematical Tool for Support of Fault-tolerant Embedded Systems Design
Designers of fault-tolerant computer systems need methodological and software framework which would support their efforts in analysis and optimization of new design solutions, based on new and forthcoming hardware and software technologies, embedded systems, in particular These new and advanced technologies high-performance and self-reconfigurable systems, nanotechnologieslead to unprecedented ...
متن کامل